Herein, a low-ripple coarse-fine digital low-dropout regulator (D-LDO) without ringing in the transient state is proposed. Conventional D-LDO suffers from a ringing problem when settling the output voltage at a large load transition, which increases the settling time. The proposed D-LDO removes the ringing and reduces the settling time using an auxiliary power stage which adjusts its output current to a load current in the transient state. It also achieves a low output ripple voltage using a comparator with a complete comparison signal. The proposed D-LDO was fabricated using a 65-nm CMOS process with an area of 0.0056 μm 2 . The undershoot and overshoot were 47 mV and 23 mV, respectively, when the load current was changed from 10 mA to 100 mA within an edge time of 20 ns. The settling time decreased from 2.1 μs to 130 ns and the ripple voltage was 3 mV with a quiescent current of 75 μA. K E Y W O R D S auxiliary power stage, coarse-fine, digital low dropout regulator (D-LDO), fast transient response, ringing
| INTRODUCTION
Digital low-dropout (D-LDO) regulators are used in portable devices, biomedical devices, and internet-of-things applications [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] because of their lower supply-voltage, small power-transistors, stability, and compatible processes. However, D-LDO features a long settling time and a ringing problem while settling the output voltage at large load transitions.
Several D-LDOs have been developed to reduce settling time [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] and D-LDOs with proportional-integral (PI) control removed the ringing. These devices used a level-crossing ADC with numerous reference voltages [2] and a delay line ADC with an analog voltage-to-current converter [3] . In [4] , a steady-state load current (SLC) estimator was used to reduce ringing but required analog voltage-to-time and time-to-digital converters. Moreover, the PI control and SLC estimator were complex because they required an additional mathematical operator. Successive approximation register (SAR)-type D-LDO [5] improved the transient response with a binary PMOS array and removed ringing by using a proportional-derivative (PD) compensator. However, when the load current is significantly changed, the PD compensator increases or decreases the PMOS array current to match the load current. Here V OUT reaches a minimum or maximum voltage, resulting in a long settling time. Coarse-fine D-LDOs [6, 7] reduced the settling time using a large PMOS array and a high clock frequency in a coarse control loop, but exhibited large ringing in the transient state. In [6] , a coarsefine D-LDO reduced the ringing by using a current-mirror flash analog-to-digital converter and reference changer, but showed a slow transient response. In [7] , the coarse-fine D-LDO improved the transient response by using the peak detector to trigger coarse mode. The D-LDO turns a large PMOS transistor on or off at a fast clock cycle. However, this process causes a large ringing, which continuously retriggers coarse mode and degrades stability. To prevent the large ringing, the coarse-fine D-LDO requires a guard time, the maximum possible settling time, to reactivate fine mode and stop the coarse mode, thereby increasing the overall time needed. In [8] , the D-LDO reduces the transient response time by using a variable-gain accumulator, but exhibited a large undershoot voltage. Herein, a newly proposed coarsefine D-LDO removes the ringing and reduces settling time by adding an auxiliary power stage. The novel device achieved a low output ripple voltage by using a comparator with a complete comparison signal. Section 2 describes the architecture of the proposed coarse-fine D-LDO and Section 3 shows the measurement results from the fabricated chip with the conclusions presented in Section 4. (I LOAD ) is changed from light to heavy, as shown in Figure 1B , a large undershoot voltage is generated and the PMOS array output current (I OUT ) is increased. When V OUT is minimized at time T 1 , I OUT is equal to I LOAD . However, I OUT increases continuously because V OUT remained lower than
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almost two times that of I LOAD . Therefore, V OUT increases continuously and an unwanted large overshoot voltage was generated. As a result, unwanted overshoot and undershoot voltages were generated until V OUT settled to V REF at time T 3 , generating ringing and increasing the setting time [2] [3] [4] [5] [6] [7] .
However, the proposed D-LDO specifies that I OUT is nearly equal to I LOAD at time T 2 by turning off half of the turned-on PMOS transistors, as shown in Figure 1C . This process removed the unwanted large overshoot voltage and reduced settling time. The proposed D-LDO also adopted the coarse-fine PMOS arrays to achieve a fast transient response and low quiescent current [6, 7] . Figure 2 shows the proposed coarse-fine D-LDO with an auxiliary power stage consisting of an auxiliary PMOS array and auxiliary shift-register (SR) attached to the conventional coarse-fine D-LDO. The proposed D-LDO removed the large unwanted undershoot voltage by using the auxiliary power stage during undershooting. Moreover, the output ripple voltage was reduced and the transient response was enhanced by using a comparator with a complete comparison signal (DONE) ( Figure 2B ) operating the SR and Bi-SRs immediately after the comparison completes.
The D-LDO supplied a maximum output current when 32 coarse PMOS transistors were turned on. The auxiliary PMOS array increased the output current during the undershoot. When the load current was changed from light to 
heavy, the output current increased by as much as two large PMOS transistors per clock cycle by turning on both the auxiliary and coarse PMOS transistors. Therefore, the D-LDO requires 32 auxiliary PMOS transistors to cover the maximum load current changing. The fine PMOS array containing 32 PMOS transistors was designed to cover two coarse PMOS transistors.
In the steady state, the D-LDO finely adjusts the output current (I OUT ) using the fine power stage and CMP1 with a slow clock frequency (CLK_F_CMP = CLK_Slow). When the CMP1 compares V OUT and V REF , the fine 32-bit Bi-SR changes the fine PMOS array current (I FINE ) to the comparator output signal (CMP_F) by the complete comparison signal (DONE_F).
When the peak detector detects an overshoot or undershoot outside of V REF_H and V REF_L , CMP1 is deactivated (CLK_F_CMP = 0) and the coarse mode is triggered. Then, I FINE becomes halved by the half reset signal (RST_Half). I OUT is controlled coarsely using the coarse and auxiliary power stages via an asynchronous self-clock signal (CLK_ Self_Fast) with a fast clock frequency to prevent the use of a high-frequency clock generator. The coarse PMOS array current (I COARSE ) decreased or increased from the coarse 32-bit Bi-SR according to the increased signal (INC) and coarse shift-register clock signal (CLK_Coarse). These two signals were changed according to the CMP2 output signals (CMP_H and DONE_H) or CMP3 output signals (CMP_L and DONE_L), when an overshoot (CMP_H = 1) or undershoot (CMP_L = 1) is generated, respectively. Except for the undershoot, the auxiliary PMOS array current remains at zero (I AUX = 0) because the auxiliary 32-bit SR is set by the auxiliary set signal (SET_AUX = 1). When an undershoot is generated (CMP_L = 1), I AUX increases from the auxiliary 32-bit SR as governed by the auxiliary clock signal (CLK_AUX) from CMP3 output signals (CMP_L and DONE_L). Figure 3 shows the transient waveforms of the proposed D-LDO when undershoots and overshoots are generated. The coarse and auxiliary PMOS currents (I COARSE and I AUX ) are 16 times greater than the fine PMOS current (I FINE ). The currents (I FINE , I COARSE , and I AUX ) increased or decreased as much as a PMOS transistor per clock cycle from the auxiliary and bidirectional shift-registers, as shown in Figure 4 . Exceptionally, I COARSE decreased as much as two PMOS transistors per clock cycle from the coarse bidirectional shift-register during the overshoot.
When the load current (I LOAD ) is changed from light to heavy, D-LDO detects the undershoot and operates under the coarse mode with a fast clock frequency. It increases both the I COARSE and I AUX until V OUT reaches V REF_L . When V OUT = V REF_L , the output current (I OUT ) is nearly two times that of I LOAD . Then, I OUT becomes almost equal to I LOAD by setting I AUX to 0. Therefore, V OUT can be settled within the When I LOAD is changed from heavy to light, overshoot is detected and coarse mode is triggered. However, the auxiliary power stage is not operative, because I AUX was set to 0. To improve the transient response, D-LDO decreases I COARSE as much as two PMOS transistors per clock cycle. After V OUT reaches the value of V REF_H , V OUT continually decreases, because I OUT is smaller than that of I LOAD , causing an undershoot. If the undershoot retriggers coarse mode, D-LDO operates in the same manner as the lightto-heavy load changing. If not, the D-LDO operates under fine mode. As a result, the D-LDO removes ringing, which improves the transient response for both the overshoot and undershoot.
When the coarse-fine D-LDO supplies the maximum or minimum I FINE in fine mode, V OUT is not regulated at V REF because I FINE does not show any further increases or decreases. The D-LDO requires regulation compensation to generate the large glitch voltage [7] . If I FINE is fixed to the maximum or minimum before operating in coarse mode, regulation compensation occurs in the transient state. This generates a large glitch and may retrigger initiation of coarse mode. However, after the newly proposed D-LDO settles V OUT within the boundary voltages of V REF_H and V REF_L during coarse tuning time (∆T 1 ), the difference between I OUT and I LOAD falls between -∆I COARSE and ∆I COARSE . The fine PMOS array can supply a current of 0-2 ∆I COARSE and initially set to ∆I COARSE by the half reset signal (RST_Half). Therefore, the novel D-LDO can regulate V OUT to V REF using the fine PMOS array in fine mode. This can remove the large glitch voltage of the regulation compensation in the transient state. Figure 5 shows the digital controller where, in steady state, the fine enable signal (Fine_EN) was high because CMP_H = 0 and CMP_L = 0. CMP1 in Figure 2A operates by the fine comparator clock signal (CLK_F_CMP) with a slow clock frequency (CLK_Slow). The peak detector operates via asynchronous self-clock signal (CLK_Self_Fast) with a fast clock frequency, as shown in Figure 6 . When the CLK_Self_Fast changes from low to high, CMP2 and CMP3 compare V OUT with V REF_H and V REF_L , respectively. After both comparisons are performed, the complete comparison signals (DONE_H and DONE_L) become high and CLK_Self_Fast becomes low. This resets CMP2 and CMP3 so DONE_H and DONE_L become low again and CLK_Self_fast becomes high. In this manner, a fast-asynchronous self-clock signal is generated. Therefore, D-LDO can operate the peak detector by the fast-asynchronous self-clock signal without the need for a high-frequency clock generator.
When overshoot or undershoot is generated, as shown in Figure 7 , the comparator output signal, CMP_H or CMP_L, respectively increases. Then, Fine_EN becomes lower and the fine PMOS array current (I FINE ; described Figure 8 shows the transient waveforms of the newly proposed D-LDO in the start-up state. Initially, the novel D-LDO operates in coarse mode the same manner that caused the undershoot. When V OUT is settled within the V REF_H and V REF_L boundary voltages, the D-LDO operates in fine mode and finely regulates V OUT to V REF . Figures 9 and 10 show the ripple voltages (V ripple ) of the conventional and novel D-LDOs, respectively. The conventional D-LDO operates both the comparator and bidirectional shift-registers (Bi-SR) using the same clock (CLK). Bi-SR changes the output current (I OUT ) according to the comparator output signal CMP_OUT generated at the previous rising edge of CLK. This increases the ripple voltage caused by a single clock delay. However, the proposed D-LDO operates the Bi-SR with a complete comparison signal (DONE), as shown in Figure 10 [10] . Therefore, I OUT changes as soon as the comparison is completed, reducing the ripple voltage. Table 1 shows a comparison of the ripple voltages of the two devices. The proposed D-LDO reduces the ripple voltage from 50.5 mV to 11.4 mV at CLK = 50 MHz. 
| EXPERIMENTAL RESULTS
The proposed D-LDO was fabricated using a 65-nm CMOS process with V DD = 1.2 V. Figure 11 shows the chip microphotograph of the prepared D-LDO with an area of 0.0056 mm 2 . The 1 nF output capacitor was incorporated on-chip, occupying 0.59 mm 2 . The test bench was implemented onchip to measure the output voltage during the load current changes. Figure 12 shows the measurement setup of the D-LDO at V DD = 1.2 V and CLK_Slow = 50 MHz. V REF_H , and V REF_L are 15 mV above and below the V REF of 1 V. The off-chip resistor, R 1 , initially drives the light load current in the D-LDO. The on-chip resistor, R 2 , and switch, S 1 , in the test bench change the load current from light to heavy. An auxiliary enabled signal (AUX_EN) was then used to activate the auxiliary power stage. Figure 13 shows the measurement of transient responses with and without the auxiliary power stage when the load current changed from 10 mA to 100 mA with rising and falling edge times of 20 ns at V IN = 1.2 V and V OUT = 1 V. In steady state, the D-LDO regulates V OUT to 1 V from an input voltage of 1.2 V. When the load current was changed from 10 mA to 100 mA, the undershoot and overshoot of the proposed D-LDO decreased from 139 mV to 47 mV and 30 mV to 23 mV, respectively. In addition, the settling time decreased from 2.1 μs to 130 ns. The ripple voltage (V ripple ) was 4 mV only when using the proposed comparator. Figure 14 shows the measurement the transient responses of the newly proposed D-LDO, when the load current changes from 10 mA to 100 mA with rising and falling edge times of 20 ns at V IN = 1.2 V and V OUT = 0.5 V. When the load current was changed from 10 mA to 100 mA, the undershoot and overshoot of the proposed D-LDO were 38 mV and 30 mV, respectively, with a settling time of 130 ns. The measured ripple voltage was 4 mV at the steady state at V OUT = 1 V, V IN = 1.2 V, and I OUT = 10 mA, as shown in Figure 15 . Table 2 shows the performance comparisons of various D-LDOs. The maximum output current was 100 mA, quiescent current was 75 μA, and peak current 
efficiency was 99.93% with a power supply rejection ratio (PSRR) of 53.9 dB at DC. The widely used figure-of-merit (FoM) for D-LDOs [3,5-7] can be described as follows:
where C OUT is the output capacitance, ∆V OUT is the maximum undershoot voltage, I Q is the quiescent current, and ∆I LOAD is the load current change range. Coarse-fine D-LDOs exhibit smaller FoMs than other control-type D-LDOs. The newly proposed D-LDO exhibited the smallest settling time among coarse-fine D-LDOs by removing ringing in the transient state. 
